Business Services & Consulting • all cities, VT 47
Design Verification Engineer - Remote (47)
all cities, VT 47RemotePosted just now
Business Services & Consulting
About the Role
Role - Design Verification Engineer
Location: Remote (must be aligned with PST time zone / willing to work PST hours)
Contract Term: Contract
Job Description:
We are seeking an ASIC Design Verification Engineer whose role will be to verifythe functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute to methodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on role with high ownership, deep technical engagement, and the opportunity to shape first-generation silicon.
Responsibilities
Develop and execute verification plans for block-level, subsystem-level, and full-chip environments.
Build System Verilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models.
Write System Verilog Assertions (SVA) and integrate formal verification where appropriate.
Drive constrained random and directed testing strategies to validate functionality, corner cases, and stress scenarios.
Run simulations, triage failures, drive root-cause analysis, and collaborate with RTL designers to resolve issues.
Implement and maintain functional coverage, code coverage, assertion coverage, and ensure coverage closure for sign-off.
Manage regression testing, simulation farms, and CI pipelines to ensure high test throughput and fast debug iterations.
Participate in design reviews and microarchitecture discussions.
Qualifications
B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field.
3+ years of experience in ASIC/SoC verification.
Solid understanding of SystemVerilog, digital logic, and hardware verification flows.
Proficiency with a simulation (VCS, Xcelium, Questa), waveform debug (Verdi, SimVision) and coverage tool.
Experience with test planning, testbench development, constrained-random testing, and coverage analysis.
Familiarity with a scripting language (e.g. Python, Perl, TCL) and revision control system (e.g. Git).
Nice to Have
Experience with UVM-based testbench development, functional coverage, SystemVerilog assertions, and regression management.
Familiarity with developing and integrating reference models.
Understanding of RTL design flows and some industry standard interfaces (e.g. APB/AHB/AXI).
Experience working in cross-functional, geographically distributed teams.
Experience in space, telecom, or RF/digital mixed systems is a plus.
Role - Design Verification Engineer
Location: Remote (must be aligned with PST time zone / willing to work PST hours)
Contract Term: Contract
Job Description:
We are seeking an ASIC Design Verification Engineer whose role will be to verifythe functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute to methodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on role with high ownership, deep technical engagement, and the opportunity to shape first-generation silicon.
Responsibilities
Develop and execute verification plans for block-level, subsystem-level, and full-chip environments.
Build System Verilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models.
Write System Verilog Assertions (SVA) and integrate formal verification where appropriate.
Drive constrained random and directed testing strategies to validate functionality, corner cases, and stress scenarios.
Run simulations, triage failures, drive root-cause analysis, and collaborate with RTL designers to resolve issues.
Implement and maintain functional coverage, code coverage, assertion coverage, and ensure coverage closure for sign-off.
Manage regression testing, simulation farms, and CI pipelines to ensure high test throughput and fast debug iterations.
Participate in design reviews and microarchitecture discussions.
Qualifications
B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field.
3+ years of experience in ASIC/SoC verification.
Solid understanding of SystemVerilog, digital logic, and hardware verification flows.
Proficiency with a simulation (VCS, Xcelium, Questa), waveform debug (Verdi, SimVision) and coverage tool.
Experience with test planning, testbench development, constrained-random testing, and coverage analysis.
Familiarity with a scripting language (e.g. Python, Perl, TCL) and revision control system (e.g. Git).
Nice to Have
Experience with UVM-based testbench development, functional coverage, SystemVerilog assertions, and regression management.
Familiarity with developing and integrating reference models.
Understanding of RTL design flows and some industry standard interfaces (e.g. APB/AHB/AXI).
Experience working in cross-functional, geographically distributed teams.
Experience in space, telecom, or RF/digital mixed systems is a plus.
What You'll Do
Develop and execute verification plans for block-level, subsystem-level, and full-chip environments.
Build System Verilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models.
Write System Verilog Assertions (SVA) and integrate formal verification where appropriate.
Drive constrained random and directed testing strategies to validate functionality, corner cases, and stress scenarios.
Run simulations, triage failures, drive root-cause analysis, and collaborate with RTL designers to resolve issues.
Implement and maintain functional coverage, code coverage, assertion coverage, and ensure coverage closure for sign-off.
