joblet.ai
Find JobsNearby JobsJobs for you
Sign inEmployers / Post a Job
joblet.ai

AI-powered job search connecting talent with opportunity.

ELEVEN AI, Inc.
200 Continental Drive, Suite 401
Newark, DE 19713

Product

  • Browse Jobs
  • Job Locations
  • Browse by Companies
  • Post a Job
  • Blog
  • FAQ
  • Jobs Near Me

Company

  • About Us
  • Contact
  • Refer & Earn
  • Explore all pages

Legal

  • Privacy Policy
  • Cookie Policy
  • Terms of Service

Browse jobs by industry

  • AI
  • IT Services
  • Healthcare
  • Manufacturing & Production
  • Supply Chain
  • Infrastructure
  • Transport & Logistics
  • Real Estate
  • Finance & Accounting
  • Consulting
  • Sales & Marketing
  • Hospitality
  • Media & Entertainment
  • Education

© 2026 ELEVEN AI, Inc. joblet.ai is a product of ELEVEN AI, Inc. All rights reserved.

Overview

Company
Altera
Location
all cities, NJ 32
Employment type
On-site
  • Adjunct Instructor, Philosophy (Pooled Position, Online) (32)
  • Senior Talent Acquisition Specialist (32)
  • Product Lead, T0 (Agentic) Finance (32)
  • Summer 2026 PT Latin Teacher (Grades 9-12) (32)
  • Mortgage Loan Officer (Tidewater Market, VA/ Remote) (45)
  • Escrow Processor- Columbus, OH- Remote (33)
Back to Jobs
A
AlteraVerified Employer

Business Services & Consulting • all cities, NJ 32

Design Verification Engineer (32)

all cities, NJ 32On-sitePosted 1 day ago
Business Services & Consulting

About the Role

Talented Engineer Opportunity

We're looking for a talented, self-motivated engineer to join our Design Verification team. We work on some of the most technically challenging silicon in the industry, spanning digital and analog design, DSP pipelines, and firmware-hardware co-verification.

This role is ideal for an early-career engineer who wants to build deep technical expertise in high-speed silicon verification. You'll work alongside experienced engineers on real silicon shipping to production, with plenty of opportunity to learn, grow, and take ownership as you ramp up.

Our team develops and verifies high-speed SerDes IP — the physical layer technology that moves data across PCIe, Ethernet, and other industry-standard interfaces. Getting this right matters: the world's data moves through what we build.

What You'll Do

  • Develop and maintain SystemVerilog/UVM verification environments for SerDes and PHY blocks
  • Write testbenches, functional coverage models, and assertions
  • Run simulations, analyze failures, and debug both RTL and testbench issues
  • Collaborate with design, architecture, and analog teams on block-level and top-level verification

About Altera

Altera is the world's largest independent, pure-play FPGA company. Our programmable logic devices power data centers, telecommunications infrastructure, AI accelerators, and industrial systems. Recently spun out from Intel as an independent company, we combine decades of FPGA heritage with the focus and agility of a fresh start.

Qualifications

  • BSc in Electrical Engineering, Computer Engineering, or equivalent
  • 0–5 years of experience in digital design or verification (internships, academic projects, or industry)
  • Working knowledge of SystemVerilog and basic familiarity with UVM concepts
  • Solid digital design fundamentals: synchronous logic, FSMs, pipelining, clock domain crossing
  • Strong analytical and debug mindset — you enjoy getting to the bottom of a problem
  • Good communication skills in English (spoken and written)
  • Candidates should preferably be able to reside in Lasi.

Job Type: Regular

Shift: Shift 1 (Romania)

Primary Location: Bucharest, Romania (Remote)

Additional Locations:

Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Talented Engineer Opportunity

We're looking for a talented, self-motivated engineer to join our Design Verification team. We work on some of the most technically challenging silicon in the industry, spanning digital and analog design, DSP pipelines, and firmware-hardware co-verification.

This role is ideal for an early-career engineer who wants to build deep technical expertise in high-speed silicon verification. You'll work alongside experienced engineers on real silicon shipping to production, with plenty of opportunity to learn, grow, and take ownership as you ramp up.

Our team develops and verifies high-speed SerDes IP — the physical layer technology that moves data across PCIe, Ethernet, and other industry-standard interfaces. Getting this right matters: the world's data moves through what we build.

What You'll Do

  • Develop and maintain SystemVerilog/UVM verification environments for SerDes and PHY blocks
  • Write testbenches, functional coverage models, and assertions
  • Run simulations, analyze failures, and debug both RTL and testbench issues
  • Collaborate with design, architecture, and analog teams on block-level and top-level verification

About Altera

Altera is the world's largest independent, pure-play FPGA company. Our programmable logic devices power data centers, telecommunications infrastructure, AI accelerators, and industrial systems. Recently spun out from Intel as an independent company, we combine decades of FPGA heritage with the focus and agility of a fresh start.

Qualifications

  • BSc in Electrical Engineering, Computer Engineering, or equivalent
  • 0–5 years of experience in digital design or verification (internships, academic projects, or industry)
  • Working knowledge of SystemVerilog and basic familiarity with UVM concepts
  • Solid digital design fundamentals: synchronous logic, FSMs, pipelining, clock domain crossing
  • Strong analytical and debug mindset — you enjoy getting to the bottom of a problem
  • Good communication skills in English (spoken and written)
  • Candidates should preferably be able to reside in Lasi.

Job Type: Regular

Shift: Shift 1 (Romania)

Primary Location: Bucharest, Romania (Remote)

Additional Locations:

Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

What You'll Do

Develop and maintain SystemVerilog/UVM verification environments for SerDes and PHY blocks
Write testbenches, functional coverage models, and assertions
Run simulations, analyze failures, and debug both RTL and testbench issues
Collaborate with design, architecture, and analog teams on block-level and top-level verification
BSc in Electrical Engineering, Computer Engineering, or equivalent
0–5 years of experience in digital design or verification (internships, academic projects, or industry)

Skills & Technologies

Business Services & Consulting

Similar jobs

Adjunct Instructor, Philosophy (Pooled Position, Online) (32)
Broward Community College
all cities, NJ 32Posted 1 day ago
Senior Talent Acquisition Specialist (32)
Aston Carter
all cities, NJ 32Posted 5 days ago
Product Lead, T0 (Agentic) Finance (32)
Airwallex
all cities, NJ 32Posted 5 days ago
Summer 2026 PT Latin Teacher (Grades 9-12) (32)
Virtual Virginia
all cities, NJ 32Posted 3 days ago
Mortgage Loan Officer (Tidewater Market, VA/ Remote) (45)
Atlantic Union Bank
all cities, UT 45Posted 5 days ago
Escrow Processor- Columbus, OH- Remote (33)
Anywhere Real Estate
all cities, NM 33Posted 5 days ago
A
Altera
Business Services & Consulting
View all jobs at Altera